UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/644,718	08/20/2003	Yi-Hsun Wu	N1085-00191	6119	
54657 DUANE MOR	7590 03/15/2007 RIS LLP		EXAMINER		
IP DEPARTMENT (TSMC)			NGUYEN, DANNY		
30 SOUTH 17TH STREET PHILADELPHIA, PA 19103-4196			ART UNIT	PAPER NUMBER	
	,		2836		
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
3 MO	NTHS	03/15/2007	PAP	PER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

			9
	Application No.	Applicant(s)	
	10/644,718	WU ET AL.	
Office Action Summary	Examiner	Art Unit	
	Danny Nguyen	2836	
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	I. sely filed the mailing date of this communication. D (35 U.S.C. § 133).	
Status	•		
<ol> <li>Responsive to communication(s) filed on 15 December 2a)</li> <li>This action is FINAL. 2b)</li> <li>This action is FINAL. This is in condition for allower closed in accordance with the practice under Exercise.</li> </ol>	action is non-final. nce except for formal matters, pro		
Disposition of Claims			
4) ☐ Claim(s) 1-7 and 9-28 is/are pending in the app 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-7 and 9-28 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.		
Application Papers			
9) The specification is objected to by the Examine	r.		
10) The drawing(s) filed on is/are: a) acce			
Applicant may not request that any objection to the			:
Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Ex			
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati ity documents have been receive (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate	

Art Unit: 2836

#### **DETAILED ACTION**

# Response to Arguments

1. Applicant's arguments filed 12/15/2006 with respect to the amended claims 1, 13, 23 have been fully considered. In view of these arguments, claims 1 and 13 are not persuasive; claim 23 is persuasive.

Rejection under 35 U.S.C. 112 2<sup>nd</sup> paragraph.

Applicant argued that the series connected diodes (251) is formed a voltage divider. Examiner respectfully disagrees with applicant's arguments. One of ordinary skill in the art will recognize there is no voltage diving across the series connected diodes as described in the specification as well as recited in the claims. Therefore, the 112 2<sup>nd</sup> rejection remains.

Regarding claims 1, 13, applicant argued that Dungan fails to disclose applying a high voltage state to the inverter. Examiner does not agree with the arguments. Dungan does teach the ESD detection circuit (such as string diodes 51a-51g). The high voltage state output (55) is applied to an inverter (such as a resistive load inverter 57, see col. 4, lines 10-12, lines 40-55) so that to turn on the shunt transistor (47) during an ESD event.

# Claim Objections

2. Claim 1 is objected to because of the following informalities: line 4, "the sensor" should be "a sensor". Appropriate correction is required.

Claim Rejections - 35 USC § 102

Art Unit: 2836

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-10, 13-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Dungan et al (USPN 5,311,391).

Regarding claim 1, Dungan discloses a sensor (51 and 57) for electrostatic discharge protection comprises an inverter (such as resistance load inverter 57) coupled to the output terminal (55) of the sensor (51), a voltage divider (series diodes 51a-51e) coupled to an input terminal (17) of the sensor, wherein a voltage drop occurs across the voltage divider and a high state voltage is generated at an output terminal (55) of the sensor when the input terminal of the sensor is coupled to an ESD voltage pulse (ESD voltage pulse on terminal 17), thereby, applying the high state voltage to the inverter, and a device (such as 51f) coupled to the voltage divider, wherein the device is adapted to maintain the high state voltage at the output terminal of the sensor, while the input terminal of the sensor is coupled to the ESD voltage pulse (e.g. col. 4, lines 5-67).

Regarding claims 2, 16, Dungan discloses the input terminal of the sensor is coupled to a voltage supply terminal (13).

Regarding claims 3, 4, 17, 18, Dungan discloses the voltage divider is a series of diodes (51a-51e).

Regarding claims 5-7, 19-21, Dungan discloses the device is NMOS transistor (e.g. 51f), which has a gate terminal, and a drain terminal is common.

Art Unit: 2836

Regarding claims 9,10, Dungan discloses the output terminal of the inverter is coupled to a gate terminal of an ESD protection circuit (47).

Regarding claim 13, Dungan discloses a circuit (figure 2) for ESD protection comprises an ESD circuit (45) having a MOS transistor (47) with a gate terminal, wherein the transistor is configured to discharge an ESD pulse, a sensor (51) that senses an ESD pulse and generates a high state voltage at an output terminal (55) in response to the ESD pulse, and an inverter (such as inverter 57) coupled to the output terminal of the sensor and the ESD circuit, wherein the sensor applied the high state voltage to an input terminal of the inverter (see col. 4, lines 10-12, lines 40-55).

Regarding claim 15, Dungan discloses the sensor (51) for electrostatic discharge protection comprises a voltage divider (series diodes 51a-51e) coupled to an input terminal (17) of the sensor, wherein a voltage drop occurs across the voltage divider and the high state voltage is generated at an output terminal (53) of the sensor when the input terminal of the sensor is coupled to an ESD voltage pulse (ESD voltage pulse on terminal 17), and a device (such as 51f) coupled to the voltage divider, wherein the device is adapted to maintain the high state voltage at the output terminal of the sensor, while the input terminal of the sensor is coupled to the ESD voltage pulse (e.g. col. 4, lines 5-67).

4. Claims 1, 13, 14, 23-28 are rejected under 35 U.S.C. 102(b) as being anticipated by Lien et al (USPN 6,069,782).

Regarding claim 1, Lien discloses an ESD protection circuit (figure 2b) comprises an inverter (such as the inverter 123) coupled to the output terminal (126) of the sensor

Art Unit: 2836

(125), a voltage divider (series diodes 121, 122) coupled to an input terminal (101) of the sensor, wherein a voltage drop occurs across the voltage divider and a high state voltage is generated at an output terminal of the sensor when the input terminal of the sensor is coupled to an ESD voltage pulse (ESD voltage pulse on terminal 17), thereby, applying the high state voltage to the inverter, and a device (such as 121) coupled to the voltage divider, wherein the device is adapted to maintain the high state voltage at the output terminal of the sensor, while the input terminal of the sensor is coupled to the ESD voltage pulse (e.g. col. 7, lines 5-53).

Regarding claim 13, Lien discloses a circuit (figure 2b) for ESD protection comprises an ESD circuit having a MOS transistor (124) with a gate terminal, wherein the transistor is configured to discharge an ESD pulse, a sensor (125) that senses an ESD pulse and generates a high state voltage at an output terminal in response to the ESD pulse, and an inverter (such as inverter 123) coupled to the output terminal of the sensor and the ESD circuit, wherein the sensor applied the high state voltage to an input terminal of the inverter (see col. 7, lines 5-53).

Regarding claim 14, Lien discloses the gate of the transistor is pulled down to a low state voltage (the gate of the transistor 124 is pulled down when the transistor 222 turn on to apply a low state voltage 0 V to the gate of the transistor).

Regarding claims 23, 24, 27, Lien discloses a method for ESD protection comprises sensing an ESD pulse (the ESD pulse is sensed by circuit 125), pulling down a gate terminal of a MOS transistor (124) of an ESD circuit to a low state when the ESD pulse is sensed, wherein the transistor is configured to discharge the ESD pulse (as the

Art Unit: 2836

ESD is detected, the transistor 222 turn on to pull the gate of the transistor 124 to a low state voltage (col. 7, lines 5-53).

Regarding claims 25, 26 Lien discloses connecting the sensor to a voltage supply terminal (Vcc) and generating a high state voltage at the output terminal when the ESD pulse is sensed.

Regarding claim 28 Lien discloses the output terminal of the sensor is coupled to an inverter (123)) to generate a low state at an output terminal of the inverter when the ESD pulse is sensed.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 11, 12, 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lien in view of Smith et al (USPN 6,775,112).

Regarding claims 11, 22, Lien discloses all limitations of claims 1 and 13 as discussed above, but does not disclose the cascaded transistor as claimed. Smith discloses an ESD circuit comprises a MOS transistor of ESD circuit is cascaded NMOS (300) (figures 3 and 4). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the circuit of Lien to incorporate the cascaded transistor as disclosed by Smith in order to provide efficient ESD protection.

Regarding claim 12, Lien discloses the gate of the MOS transistor (124) is pulled down to a low state when the ESD pulse is sensed (col. 7, lines 5-53).

#### Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Danny Nguyen whose telephone number is (571)-272-2054. The examiner can normally be reached on Mon to Fri 8:00 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on (571)-272-2058. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/644,718 Page 8

Art Unit: 2836

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

DN

3/6/2007

STEPHEN W. JACKSON PRIMARY EXAMINER

Hephen Jackson